mirror of
https://gitee.com/Vancouver2017/luban-lite-t3e-pro.git
synced 2025-12-14 18:38:55 +00:00
74 lines
2.2 KiB
C
74 lines
2.2 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2022, ArtInChip Technology Co., Ltd
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Authors: weilin.peng@artinchip.com
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <aic_core.h>
|
||
|
|
#include <aic_hal.h>
|
||
|
|
#include "board.h"
|
||
|
|
|
||
|
|
struct aic_sysclk
|
||
|
|
{
|
||
|
|
unsigned long freq;
|
||
|
|
unsigned int clk_id;
|
||
|
|
unsigned int parent_clk_id;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct aic_sysclk aic_sysclk_config[] = {
|
||
|
|
{AIC_CLK_PLL_INT0_FREQ, CLK_PLL_INT0, 0}, /* 480000000 */
|
||
|
|
{AIC_CLK_PLL_INT1_FREQ, CLK_PLL_INT1, 0}, /* 1200000000 */
|
||
|
|
{AIC_CLK_PLL_FRA0_FREQ, CLK_PLL_FRA0, 0}, /* 792000000 */
|
||
|
|
{AIC_CLK_PLL_FRA2_FREQ, CLK_PLL_FRA2, 0}, /* 1188000000 */
|
||
|
|
{AIC_CLK_CPU_FREQ, CLK_CPU, CLK_CPU_SRC1}, /* 480000000 */
|
||
|
|
{AIC_CLK_AXI0_FREQ, CLK_AXI0, CLK_AXI_AHB_SRC1}, /* 200000000 */
|
||
|
|
{AIC_CLK_AHB0_FREQ, CLK_AHB0, CLK_AXI_AHB_SRC1}, /* 200000000 */
|
||
|
|
{AIC_CLK_APB0_FREQ, CLK_APB0, CLK_APB0_SRC1}, /* 100000000 */
|
||
|
|
// {24000000, CLK_APB1, 0},
|
||
|
|
{25000000, CLK_OUT2, 0},
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Some Chips may enable USB0 EHCI in Boot ROM,
|
||
|
|
* it is better to disable USB0 EHCI during boot to avoid some side effect.
|
||
|
|
*/
|
||
|
|
static void usb_ehci_disable(void)
|
||
|
|
{
|
||
|
|
hal_clk_disable_assertrst(CLK_USBH0);
|
||
|
|
hal_clk_disable(CLK_USBH0);
|
||
|
|
}
|
||
|
|
|
||
|
|
void aic_board_sysclk_init(void)
|
||
|
|
{
|
||
|
|
uint32_t i = 0;
|
||
|
|
|
||
|
|
usb_ehci_disable();
|
||
|
|
|
||
|
|
for (i=0; i<sizeof(aic_sysclk_config)/sizeof(struct aic_sysclk); i++) {
|
||
|
|
if (aic_sysclk_config[i].freq == 0)
|
||
|
|
continue;
|
||
|
|
|
||
|
|
/* multi parent clk */
|
||
|
|
if (aic_sysclk_config[i].parent_clk_id) {
|
||
|
|
hal_clk_set_freq(aic_sysclk_config[i].parent_clk_id,
|
||
|
|
aic_sysclk_config[i].freq);
|
||
|
|
hal_clk_enable(aic_sysclk_config[i].parent_clk_id);
|
||
|
|
hal_clk_set_parent(aic_sysclk_config[i].clk_id,
|
||
|
|
aic_sysclk_config[i].parent_clk_id);
|
||
|
|
} else {
|
||
|
|
hal_clk_set_freq(aic_sysclk_config[i].clk_id, aic_sysclk_config[i].freq);
|
||
|
|
hal_clk_enable(aic_sysclk_config[i].clk_id);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Enable sys clk */
|
||
|
|
hal_clk_enable_deassertrst_iter(CLK_GPIO);
|
||
|
|
hal_clk_enable_deassertrst_iter(CLK_GTC);
|
||
|
|
#ifdef AIC_USING_GMAC0
|
||
|
|
hal_clk_enable_deassertrst_iter(CLK_OUT2);
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|