wen/luban-lite
1
0
Fork 0
mirror of https://gitee.com/Vancouver2017/luban-lite.git synced 2025-12-16 17:18:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

V1.0.6

Browse Source
This commit is contained in:
刘可亮
2024-09-03 11:16:08 +08:00
parent cf270df8d6
commit 803cac77d5
2931 changed files with 614364 additions and 31222 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
kernel/rt-thread/libcpu/risc-v/artinchip/c906/cpuport.c
View File

@@ -15,6 +15,8 @@
#include "cpuport.h"
#define RISCV_RT_STACK_ALIGN16 (16)
#ifndef RT_USING_SMP
volatile rt_ubase_t rt_interrupt_from_thread = 0;
volatile rt_ubase_t rt_interrupt_to_thread = 0;
@@ -114,7 +116,10 @@ rt_uint8_t *rt_hw_stack_init(void *tentry,
int i;
stk = stack_addr + sizeof(rt_ubase_t);
stk = (rt_uint8_t *)RT_ALIGN_DOWN((rt_ubase_t)stk, REGBYTES);
/*In the standard RISCV-V calling convention, the stack grows downward and
the stack pointer is always keep 16-byte aligned*/
stk = (rt_uint8_t *)RT_ALIGN_DOWN((rt_ubase_t)stk, RISCV_RT_STACK_ALIGN16);
stk -= sizeof(struct rt_hw_stack_frame);
frame = (struct rt_hw_stack_frame *)stk;

4
kernel/rt-thread/libcpu/risc-v/artinchip/e9xx/context_gcc.S
View File

@@ -224,7 +224,7 @@ PendSV_Handler:
#endif
#ifdef ARCH_RISCV_DSP
addi sp, sp, -33 * REGBYTES
addi sp, sp, -34 * REGBYTES
#else
addi sp, sp, -32 * REGBYTES
#endif
@@ -328,7 +328,7 @@ PendSV_Handler:
LOAD x31, 31 * REGBYTES(sp)
#ifdef ARCH_RISCV_DSP
addi sp, sp, 33 * REGBYTES
addi sp, sp, 34 * REGBYTES
#else
addi sp, sp, 32 * REGBYTES
#endif

8
kernel/rt-thread/libcpu/risc-v/artinchip/e9xx/cpuport.c
View File

@@ -15,6 +15,8 @@
#include <aic_core.h>
#include "cpuport.h"
#define RISCV_RT_STACK_ALIGN16 (16)
#ifndef RT_USING_SMP
volatile rt_ubase_t rt_interrupt_from_thread = 0;
volatile rt_ubase_t rt_interrupt_to_thread = 0;
@@ -57,6 +59,7 @@ struct rt_hw_stack_frame
rt_ubase_t t6; /* x31 - t6 - temporary register 6 */
#ifdef ARCH_RISCV_DSP
rt_ubase_t vxsat; /* P-ext vxsat reg */
rt_ubase_t reserve; /* for 8 bytes align */
#endif
#ifdef ARCH_RISCV_FPU
rv_floatreg_t f0; /* f0 */
@@ -114,7 +117,10 @@ rt_uint8_t *rt_hw_stack_init(void *tentry,
int i;
stk = stack_addr + sizeof(rt_ubase_t);
stk = (rt_uint8_t *)RT_ALIGN_DOWN((rt_ubase_t)stk, REGBYTES);
/*In the standard RISCV-V calling convention, the stack grows downward and
the stack pointer is always keep 16-byte aligned*/
stk = (rt_uint8_t *)RT_ALIGN_DOWN((rt_ubase_t)stk, RISCV_RT_STACK_ALIGN16);
stk -= sizeof(struct rt_hw_stack_frame);
frame = (struct rt_hw_stack_frame *)stk;